Skip to content

Resources

Docs

Account

LIA-MD6000-6JMG80E

Search

by Lattice Semiconductor

LATTICE SEMICONDUCTOR - LIA-MD6000-6JMG80E - FPGA, CrossLink, PLL, 37 I/Os, 400MHz, 5936 Zellen, 1.14V bis 1.26V, CTFBGA-80

Lifecycle: Active Supply Risk Score and Supply Risk Trend are available on Pro and Enterprise. Watchlist (Pro)
Country of origin: TWRoHS Compliant MSL MSL 3
LIA-MD6000-6JMG80E
Farnell(1/3)

Supply Risk Summary

Supply chain risk trend is available on Pro and Enterprise plans.
Multi-source
Active

Sign in to view detailed supply risk factors and indicators.

View Plans
Confirmed Stock
1,914
2 of 4 suppliers stocked
Best Unit Price
—
Availability
2of 4 suppliers
Shortest factory lead: 40 weeks

Stock by Supplier

Stock & Availability

Supplier Supplier Part Number Stock DeliveryFactory LeadMOQPackagingStatus
Digi-Key
Digi-Key
220-2129-ND
1,005—40 weeks
Minimum order quantity 1
TrayIn Stock
Mouser
Mouser
909—40 weeks
Minimum order quantity 1
TrayIn Stock
Farnell
Farnell
0288 days—
Minimum order quantity 1
—No Stock
MyArrow
MyArrow
0——
Minimum order quantity 297Order multiple 297
EACHNo Stock

Supplier Part Details

Supplier DescriptionRoHSMSLLife CycleSVHCCategoryCountryWeightTariff CodePackagingLinks
Farnell
Farnell
3768766
LATTICE SEMICONDUCTOR - LIA-MD6000-6JMG80E - FPGA, CrossLink, PLL, 37 I/Os, 400MHz, 5936 Zellen, 1.14V bis 1.26V, CTFBGA-80Yes—ActiveNo SVHC (25-Jun-2025)—TW—85423990 (EU CN)—
Digi-Key
Digi-Key
220-2129-ND
CrossLink™ Field Programmable Gate Array (FPGA) IC 37 184320 5936 80-VFBGA—MSL 3Active—Integrated Circuits (ICs)——8542.31.0060 (US HTS)Tray
Mouser
Mouser
842-LIAMD60006JMG80E
FPGA - Field Programmable Gate Array AECQ Interface MIPI D-Phy BridgeYes———FPGA - Field Programmable Gate Array—0.002002 g8542399000Tray
MyArrow
MyArrow
LIA-MD6000-6JMG80E
FPGA 6000 Cells 40nm Technology 1.2V Automotive 80-Pin CTFBGAYes—Active—D———EACH

Technical Attributes

Anzahl benutzerdefinierter I/Os37I/O(s)
Anzahl der Ein-/Ausgänge37I/O(s)
Anzahl der Geschwindigkeitsstufen6
Anzahl der Logikblöcke5936
Anzahl der Logikzellen5936Logic Cells
Anzahl der Makrozellen5936Macrocells
Anzahl der Pins80Pin(s)
Bauform - LogikbausteinCTFBGA
Betriebsfrequenz, max.400MHz
Betriebstemperatur, max.125°C
Betriebstemperatur, min.-40°C
Core-Versorgungsspannung, max.1.26V
Core-Versorgungsspannung, min.1.14V
euEccnNLR
FPGASRAM-basiertes FPGA
FPGA-FamilieCrossLink
Geschwindigkeitsklasse6
hazardousfalse
I/O-Versorgungsspannung3.465V
IC-Gehäuse / BauformCTFBGA
IC-MontageOberflächenmontage
isCanonicalY
MSLMSL 3 - 168 Stunden
productTraceabilityNo
ProduktpaletteCrossLink LIA-MD
Prozesstechnologie40nm
QualifikationAEC-Q100
RAM-Bits insgesamt180Kbit
rohsPhthalatesCompliantYES
TaktmanagementPLL
usEccnEAR99